

Uvm_top and uvm_test_top

All verification components, interfaces and DUT are instantiated in a top level module called testbench. It is a static container to hold everything required to be simulators typically need to know the top level module so that it can analyze components within the top module and elaborate the design hierarchy. Click here to know more about top level modules !Testbench Top ExampleThe example below details the elements inside the top, import uvm pkg::*; // Complex testbenches will have multiple clocks and hence multiple clock // generator modules that will be instantiated elsewhere // For simple designs, it can be put into testbench top bit clk; always #10 clk Note the following :tb top is a module and is a static container to hold everything elseIt is required to import uvm pkg in order to use UVM constructs in this moduleClock is generated in the testbench and passed to the interface handle dut if1The interface is set as an object in uvm config db via set and will be retrieved in the test class base test as an argumentCall waveform dump tasks if requiredClock generationA real design may have digital blocks that operate on multiple clock frequencies and hence the testbench would need to generate multiple clocks and provide as an input to the design. Hence clock generation may not be as simple as an always block shown in the example above. In order to test different functionalities of the design, many clock parameters such as frequency, duty cycle and phase may need to be dynamically updated and the testbench would need infrastructure to support such dynamic operations. // Module level clock generation module clk main out; clk main out; clk main out; clk main out; ...); // Code for clock generation module clk main (...); // Code for clock generation module clk main (...); // Code for clock generation module clk main (...); // Code for clock generation module clk main out; clk clk_main_out, ...); endmodule The approach shown above may not be scalable and need to be driven from the testbench using hierarchical signal paths since they are instantiated as modules. A better UVM alternative is to create an agent for the clock so that it can be easily controlled from sequence and tests using agent configuration objects. class clk agent extends uvm agent; clk cfg m clk cfg; virtual function void build phase(uvm phase phase); super.build phase(phase); // Get clk cfg m clk cfg; virtual function void build phase(uvm phase phase); super.build phase(phase); // Get clk cfg m clk cfg; virtual function void build phase(phase); super.build phase(phase); // Get clk cfg m clk cfg; virtual function void build phase(phase); super.build phas m clk cfg.m freq = 500; endfunction endclass Reset GenerationIn a similar way, a reset agent can be developed to handle all reset requests. In many systems, there are two kinds of reset - hardware resets include assertion of the system reset pin for a given duration or follow a certain sequence of events before the actual reset is applied. All such scenarios can be handle to the reset interface. class reset agent extends uvm agent; reset cfg m reset cfg; // Rest of the code endclass class my sequence extends uvm sequence; virtual task body(); hw reset seq m hw reset seq.start(p sequence); endtask endclass Creation of internal tap pointsSome testbench components may rely on tapping internal nets in the design to either force or sample values to test certain features. These internal nets may need to be assigned to a different value based on input stimuli and can be done so in the top level testbench module. Such signals; // General 100-bit wide vector endinterface module tb top; gen if u if0 (); des u des (...); // Assign an internal net to a generic interface signal assign u if0.signals[23] = u_des.u_xyz.u_abc.status; endmodule A testcase is a pattern to check and verify specific features and other functionalities of a design. A verification plan lists all the features and other functionalities of a design. A verification plan lists all the features and other functionalities of a design. different tests, hundreds or even more, are typically required to verify complex designs. Instead of writing the same code for different testcases, we put the entire testbench into a container called an Environment, and use the same environment with a different testcase can override, tweak knobs, enable/disable agents, change variable values in the configuration table and run different sequences on many sequencers in the verification environment. Class Hierarchy Steps to write a UVM Test 1. Create a custom class inherited from uvm test, register it with factory and call function new // Step 1: Declare a new class that derives from "uvm test" // my test is usergiven name for this class that has been derived from "uvm test" class my test extends uvm test; // [Recommended] Makes this test more re-usable `uvm component utils (my test); uvm compon of the steps come here endclass 2. Declare other environments and verification components and build them // Step 2: Declare other testbench environment that contains other agents, register models, etc my cfg m cfg0; // Configuration object to tweak the environment for this test // Instantiate and build components declared above virtual function void build phase (uvm phase phase); super.build phase (jm top env, this); m cfg0 = my cfg::type id::create()" method instead of new() m top env = my env::type id::create()" method instead of new()" meth ("m cfg0", this); // [Optional] Configure testbench components in environment/agent/etc uvm config db #(my cfg) :: set (this, "m top env.my agent", "m cfg0", m cfg0]; endfunction 3. Print UVM topology if required // [Recommended] By this phase, the environment is all set up so its good to just print the topology for debug virtual function 4. Start a virtual sequence // Start a virtual sequence or a normal sequence for this particular test virtual task run phase (uvm phase (uvm phase); uvm top.print topology (); endfunction 4. Start a virtual sequence // Start a virtual sequence or a normal sequence for this particular test virtual task run phase (uvm phase); uvm top.print topology (); endfunction 4. Start a virtual sequence or a normal sequ phase); // Create and instantiate the sequence my seq m seq = my seq::type_id::create ("m seq"); // Raise objection (this); // Start the sequence on a given sequence m seq.start (m_env.seqr); // Drop objection - else this test will not finish phase.drop_objection (this); // Start the sequence on a given sequence m seq.start (m_env.seqr); // Drop objection - else this test will not finish phase.drop_objection (this); endtask How to run a UVM testA test is usually started within testbench top by a task called run test. This global task should be supplied with the name of user-defined UVM test that needs to be started. If the argument to run test is blank, it is necessary to specify the testname as an argument to the run test () task initial begin run test (); end Definition for run test is given below. // This is a global task that gets the UVM root instance and // starts the test using its name. This task is called in the top task run test (); end Definition for run top = cs.get_root(); top.run_test(test_name); endtask How to run any UVM testThis method is preferred because it allows more flexibility to choose different tests. It also avoids the need for recompilation since contents of the file is not updated. If +UVM_TESTNAME is specified, the UVM factory creates a component of the given test type and starts its phase mechanism. If the specified test is not found or not created by the factory, then a fatal error occurs. If no test () will be factory, then a fatal error occurs. If no test () will be factory creates a component to the run test() test is not found or not created by the factory creates a component of the given test () will be factory creates a component to the run test() test is not found or not created by the factory creates a component of the given test () will be factory creates a component of the given test () will be factory creates a component of the given test () test is not found or not created by the factory creates a component of the given test () will be factory creates a component of the given test () will be factory creates a component of the given test () cycled through their simulation phases. // Pass the DEFAULT test to be run if nothing is provided through command-line arguments for an EDA simulator \$> [simulator] -f list +UVM_TESTNAME=base test UVM Base Test ExampleIn the following example, a custom test called base_test that inherits from uvm_test is declared and registered with the factory. Testbench environment component called m_top_env and its configuration object is created during the build_phase and setup according to the needs of the test. It is then placed into the configuration database using uvm_config_db so that other testbench components within this environment can access the object and configure sub components accordingly. // Step 2: Register this class with UVM Factory `uvm component utils (base test) // Step 3: Define the "new" function function new (string name, uvm_component parent = null); super.new (name, parent); endfunction // Step 4: Declare other testbench components my_env m_top_env; // Testbench environment my_cfg m_cfg0; // Configuration object // Step 5: Instantiate and build components declared above virtual function void build_phase (uvm_phase phase); super.build_phase (phase); // [Recommended] Instantiate components using "type_id::create()" method instead of new() m_top_env = my_env::type_id::create ("m_top_env", this); // [Optional] Configure testbench components if required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to all components in required set_cfg_params (); // [Optional] Make the cfg object available to environment/agent/etc uvm config db #(my cfg) :: set (this, "m top env.my agent", "m cfg0", m cfg0); endfunction // [Optional] Define testbench configuration parameters, if its applicable virtual dut if) :: get (this, "", "dut if", m_cfg0.vif)) begin `uvm_error (get_type_name (), "DUT Interface not found !") end // Assign other parameters to the configuration object that has to be used in testbench m_cfg0.m_verbosity = UVM_HIGH; m_cfg0.active = UVM_ACTIVE; endfunction // [Recommended] By this phase, the environment is all set up so its good to just print the topology for debug virtual function void end of elaboration phase (uvm phase phase); uvm top.print topology (); endfunction function (uvm object wrapper)::set(this,"m top env.my agent.m seqr0.main phase", "default sequence", base sequence::type id::get()); endfunction // or [Recommended] start a sequence for this particular test virtual task run phase (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence for this particular test virtual task run phase (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence for this particular test virtual task run phase (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence for this particular test virtual task run phase (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence for this particular test virtual task run phase (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence for this particular test virtual task run phase (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence for this particular test virtual task run phase (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence (hase); my seq m seq = my seq::type id::get()); endfunction // or [Recommended] start a sequence (hase); my seq m seq = my seq = my seq (hase); my seq m seq = my seq (hase); my seq m seq (hase); my seq (hase) m_seq.start (m_env.seqr); phase.drop_objection (this); endtask endclass The UVM topology task print_topology displays all instantiated component got left out. A test sequence object is built and started on the environment virtual sequencer using its start method. Derivative TestsA base test helps in the setup of all basic environment parameters and configurations that can be overridden by derivative tests. Since there is no definition for build phase and other phases that are defined differently in dv wr rd register , its object will inherently call its parent's build phase and other phases because of inheritance. Function new is required in all cases and simulation will give a compilation error if its not found. // Build a derivative test that launches a different sequence // base test and its super call will invoke the run phase of the base test. Assume that we now want to run the same sequence as in dv_wr_rd_register_test but instead want this test to be run on a different configuration of the environment. In this case, we can have another derivative test of the previous class and define its build phase in a different way. // Build a derivative test that builds a different configuration // base_test (1) UVM使用双顶层的用法 | 骏的世界 (lujun.org.cn) 1.UVM的根-uvm root or uvm test top?(1) uvm test top?(1) uvm test top?(2) uvm test top,这个名字是由UVM在run test top开始的路径; 2. uvm root(类) (1) uvm root本质是uvm component; (2) uvm root的存在是为了保证验证平台只有一棵树(uvm root是单实例类) 整个UVM验证平台中,有且只有uvm root的一个实例存在),并且发挥着phase controller的作用,管理所有component的两大机制(树形组织结构和phase机制)都离不开uvm root; 3. uvm top(uvm root类的句柄)及常用函数 (1) UVM中真正的树根,任何组件实例都在 它之下(如果组件的parent为null,那么该组件为uvm_top的子组件); (2) uvm_top是一个全局变量,是uvm_root的一个实例,也是uvm_root唯一的实例. (3) uvm_top的名字是_top_但是在显示路径时,并不会显示这个名字,而只显示从uvm_test_top开始的路径. (4) uvm_top.find及示例; uvm_component comp; comp=uvm_top.find("*.axi_agt"); 注1:其中*表示匹配任意字符;?表示匹配一个字 符;+表示匹配一个或多个字符; (5) uvm top.find all及示例;uvm component comps[\$]; uvm top.find all("*.axi ?",comps); foreach(comps[i]) begin comps[i].print(); end 4. uvm test top. (2) uvm test top (1) 通过run test top.(2) uvm test top.(2) uvm test top.(2) uvm test top.(2) uvm test top.(3) uvm test top.(4) 通过run test top.(5) uvm t 是null. (3) UVM中,支持uvm_top下有多个叶子节点,但是,多个叶子节点不能都叫uvm_test_top,如下所示. 5.uvm双顶层 详见UVM使用双顶层的用法 | 骏的世界 (lujun.org.cn);问题:双顶层中的另外一个顶层是怎么跑起来的? Welcome to the world of Universal Verification Methodology (UVM), where efficient and effective verification processes come to life. If you're venturing into UVM, you may have stumbled across terms like UVM Top and UVM Test Top. These components are pivotal in structuring your verification environment. But what exactly do they entail? Understanding these elements can significantly enhance your simulation experience. Whether you're a novice or an experienced engineer, grasping the ins and outs of UVM Top and UVM Top and UVM Test Top will empower you with better control over your testing scenarios. Let's dive deep into this essential topic, unravel their differences, explore their benefits, and arm yourself with practical insights for successful implementation. The journey through the intricate maze of UVM starts here! Understanding UVM Top and UVM Test Top UVM Top and UVM Top and UVM Top acts as the top-level module in a verification Methodology. They are essential for structuring your testbench effectively. UVM Top acts as the top-level module in a verification Methodology. managing complex designs. On the other hand, UVM Test Top is specifically designed to facilitate individual tests within that environment. It focuses on executing specific scenarios or test cases efficiently. While both serve important purposes, their functionalities differ significantly. process, making it more efficient and organized. Using them correctly can enhance code readability and maintainability while reducing confusion during simulation runs. Grasping their unique roles empowers engineers to build robust verification environments tailored to their needs. Key Differences between UVM Top and UVM Top Top UVM Top serves as the primary container for your entire verification environment. It brings together all components and configurations required to execute a simulation. On the other hand, UVM Test Top acts as a specialized layer within UVM Top focused on executing specific test scenarios. This distinction allows you to run targeted tests without altering the overall structure of the verification environment. While both serve critical roles, their purposes differ significantly. UVM Test Top zeroes in on particular methodologies or use cases during testing phases. This separation helps streamline your workflow and enhances modularity in design. Understanding these differences can improve your approach to creating efficient testbenches and enable better resource management throughout various stages of development. advantages to your verification process. First, they enhance modularity. This allows for more maintainable test environments, as components can be easily swapped or upgraded without disrupting the entire structure. Next, these constructs streamline the simulation process. By providing a clear hierarchy, they help organize tests effectively. This allows for more maintainable test environments, as components can be easily swapped or upgraded without disrupting the entire structure. organization minimizes confusion when navigating complex systems. Another significant benefit is improved reusability. Once you establish a robust framework with UVM Top and UVM Test Top, you can leverage it across multiple projects. These tools also promote better collaboration among team members. With defined roles and responsibilities in place, tasks become clearer, fostering an efficient working environment. Using these top-level constructs facilitates easier debugging by isolating issues within specific layers of your architecture. How to Implement UVM Top and UVM Test Top in your verification environment is a structured process that can enhance your testbench architecture. Start by defining the UVM Top, which serves as the top-level module for your entire verification environment. This component orchestrates all sub-modules like agents, monitors, and drivers. Next, create the UVM Test Top that will manage individual tests within this framework. Each test should inherit from the base class provided by UVM to leverage its features effectively. Connect these components carefully to ensure smooth communication between them. Use configuration objects to pass parameters easily across different layers of your hierarchy. Don't forget to instantiate necessary sequences and scoreboards inside the test top for validation purposes. Properly setting up these components will lay a solid foundation for robust verification processes in any project you undertake. Troubleshooting Common Issues with UVM Top and UVM Test Top, it's common to encounter some hiccups. One frequent issue can be related to the configuration of your testbench. Ensure that all components are correctly initialized and connected. Another problem might arise from signal mismatches between modules. Keep an eye on your environment's memory consumption too. If you're facing slow simulations, consider optimizing your code or breaking down large data sets into smaller chunks for easier management. Logging is crucial in troubleshooting. Utilize built-in reporting tools within UVM to identify error sources quickly. A well-structured log will quide you to potential issues faster than manual searches through the codebase. Don't underestimate the power of community forums and resources. Engaging with fellow users often uncovers solutions for problems you've yet to discover on your own. Best Practices for Using UVM_Top and UVM_Test_Top When using UVM_Top and UVM_Test_Top when using UVM_T clear hierarchy in your testbench to avoid confusion during complex simulations. A well-structured layout enhances readability and simplifies debugging. Utilize consistent naming conventions for your components. This practice helps team members quickly identify different parts of the verification environment, making collaboration more efficient. Leverage reusable components whenever possible. By designing modular tests, you can save time and reduce redundancy across projects. Integrate thorough documentation throughout your setup. Clear comments and guidelines will assist others in understanding your design choices while providing valuable insights for future enhancements. Regularly run regression tests to catch potential issues early on. Continuous validation ensures that changes do not introduce new bugs or disrupt existing functionalities within your UVM framework. Conclusion When it comes to verification in the UVM environment, understanding UVM Top and UVM Test Top is crucial for achieving efficient and effective results. By grasping their distinct roles within your testbench architecture, you can enhance both performance and reliability. Utilizing these components properly allows for better organization of your testing framework while streamlining the development process. The benefits are clear: improved modularity, easier debugging, and a more structured approach to verification tasks. Implementing best practices ensures that you're not only using these elements effectively but also paving the way for future scalability in your projects. As challenges arise during implementation or execution, knowing how to troubleshoot common issues helps maintain productivity without unnecessary setbacks. By keeping these insights in mind, you'll be well-equipped to leverage UVM Top and UVM Test Top successfully within your verification environments. Embracing these strategies will transform your workflow into one that's both robust and adaptable as technology continues to evolve. Hello All, I want to access driver or environment variables using \$root or uvm top or uvm top or uvm top or uvm test top? Thanks, Dipak Jatiya In reply to Dipak jatiya: This is a bad idea, because you have to use hierarchical paths. This limits the reusability of your code. In reply to Dipak jatiya: \$root refers to your top module. Components like driver/env are created in test, so you can access these from anywhere (including from top module) using e.g., \$root.uvm test top.env h.agent h.drv h.var name; \$root.uvm top.env h.agent h.drv h.var name; In test top.env h.agent h.drv h.var name; Or you can use uvm top.env h.agent h.drv h.var name; In test top.env h.agent h.drv h.var name; In test top.env h.agent h.drv h.var name; Or you can use uvm top.env h.agent h.drv h.var name; In test top.env h.agent h.drv h.var name; I reply to MayurKubavat: Hi Mayur, I've tried the above things but can't get the test name instance from above. Get below Error while using \$root.uvm test top.y and uvm test top.y the test variable using uvm test top. I'm using this from driver run phase. Thanks, Dipak Jatiya Why not to use configDB in such case if you know which heir and which variable your driver need to know! not getting why you have to access TB variable using heir. If you could tell us more about your problem it would be more helpful. In reply to Dipak jatiya: If you want to avoid using hierarchical paths. You can use uvm utils#()::find(). For example, in the test, you know the component instance, you can do if you want to access a driver; m agent driver; m agent driver; m agent driver)::find(m env) In reply to MayurKubavat: Hi, What is the difference between uvm top and uvm test top? Can You Say in hierarchical order